Ul III

PATENT NUMBER and **ISSUE DATE**

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU		FX.	AMUNER	
10074732	02/13/2002	257	250	34	671	Dir.	Tee	
					60		are booked to appropriate to	Page Street Street
**APPLICANT	S: Mathew	Leo; Ngi	uyen Bich-Yen	ı; Sadd I	Vlichael;	White B	iruce;	
**CONTINUING	G DATA VERIFIEL	D:						
** FOREIGN A	PPLICATIONS VE	RIFIED:						
PG-PUB DO N	IOT PUBLISH 🖵		RESCI	ND 🗖	04-5-7-2-7-1			
Foreign priority cla 35 USC 119 condi Verified and Ackno		🗅 ye	s⊡no s⊡no	was ready		RNEY I	DOCKET N	0
TITLE : Method	of forming a verti	cal double	e gate semico	nductor	device a	nd struc	ture thereof	-436L(Rev. 12-94
	A CONT					;	1400	
About .	Fitted of the						76.	

	CLAIMS ALLOWED				
Assistant Examiner	Total Claims	Print Claim for O.G			
	DRAWING				
	Sheets Drwg. F	igs.Drwg. Print Fig.			
Primary Examiner	Application Examiner				
PREPARED FOR ISSUE					
WARNING: The information disclosed berein may be restricted. Unsufhorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
	Primary Examiner PREPARED FOR ISSUE WARNING: The information disclose Unauthorized disclosure may be prohib; Sections 122, 181 and 368, Possession of the control of the	Assistant Examiner DR Sheets Drug. F Primary Examiner PREPARED FOR ISSUE WARNING: The information disclosed herein may be returned disclosure may be prohibited by the United Sections 122, 181 and 368, Possession outside the U.S. Pa			

(Attached in pocket on right inside flap)